Timing Design Engineer
Listing sourced from themuse on 6/4/2026. CVCraft does not host this job; clicking Apply redirects to the source.
Job Description
Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It's the diversity of our people and their thinking that inspires the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you'll do more than join something - you'll add something. Description As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off qualit
Salary Context for Electrical Engineer
The US national median for Electrical Engineer is $110,540.
Tailor your resume to this role before applying
75% of applicants get filtered by ATS before a human reads them. Run a free 60-second scan to see what keywords are missing from your resume.
Free ATS ScanSimilar Jobs
[EMN] Hardware Engineer (Chinese or Japanese required)
Frontend Engineer, Ads Growth
Engineering Manager - Data Visualization Platform
Security Adoption Engineer
Communications Lead, Infrastructure and Engineering
Facilities Engineer
Pass the ATS Filter Before Applying
Most resumes never reach a human. CVCraft scans your resume against this exact role's keywords in 60 seconds — free.
Scan My Resume Free