PHY RTL Design Engineer
Listing sourced from themuse on 6/9/2026. CVCraft does not host this job; clicking Apply redirects to the source.
Job Description
Come join Apple's growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development. With a particular emphasis on highly energy-efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture, and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. Description Develop signal processing intensive design for wireless communication SoCs, including: Writing specifications, other documents, and defining Microarchitecture based on MATLAB/C system model. Architecting area and power. Efficient low latency designs with scalabilities and flexibilities. Work with algorithm and software team to ensure performance and power efficiency. Power and Area efficient RTL logic design, and DV
Salary Context for Electrical Engineer
The US national median for Electrical Engineer is $110,540.
Tailor your resume to this role before applying
75% of applicants get filtered by ATS before a human reads them. Run a free 60-second scan to see what keywords are missing from your resume.
Free ATS ScanSimilar Jobs
Manufacturing Engineer
IN_RBIN_BidP1/MOE14 _Front Line Manager_Senior engineer
Senior Solutions Engineer - Brazil (US based)
Director, AI Forward Deployed Engineering (FDE)
Electrical Engineer - Tonawanda, NY
CPU Microarchitect/RTL Engineer - Fetch, Out of Order
Pass the ATS Filter Before Applying
Most resumes never reach a human. CVCraft scans your resume against this exact role's keywords in 60 seconds — free.
Scan My Resume Free